



## 2011 Design and Verification Conference Attendee Questionnaire Results

	Percents
<b>Which is your primary design language? (Pick one)</b>	
Verilog	48%
VHDL	7%
C/C++	13%
SystemC	9%
SystemVerilog	23%
<b>Which primary verification language do you currently use? (pick one)</b>	
C/C++	16%
e	3%
OpenVera	2%
Verilog	18%
VHDL	3%
SystemC	10%
System Verilog	48%
<b>Which primary verification language do you plan to use for your next design? (Pick one)</b>	
C/C++	13%
e	2%
OpenVera	1%
Verilog	12%
VHDL	3%
SystemC	10%
SystemVerilog	59%
<b>Which primary property specification (assertion-based verification) language do you use or plan to use?</b>	
Verilog	27%
VHDL	5%
PSL	4%
SystemVerilog (SVA)	64%
<b>What design area(s) are you focused on? (Check all that apply)</b>	
Systems Design	11%
Standard ICs	4%
ASICs	15%
DSP Design	3%
Microprocessor/Microcontroller Design	6%
FPGAs & PLDs	9%
Multi-Chip Modules	2%
PCBs	2%
Library Development	2%
Analog/Mixed Signal	4%
EDA Tools	13%
Verification	17%
SOCs	12%
<b>What on-chip buses do you intend to use in the next 12 months?</b>	
AMBA 2.0 AHB/APB	20%
AMBA 3 AXI	21%
OCP 2.0	4%
OCP 2.1	6%
CoreConnect	2%
Others/Proprietary	21%
None	26%

	Percents
<b>What standard interface do you expect to use in the next 12 months?</b>	
PCI Express 1.1	6%
PCI Express 2.0	17%
USB 2.0/OTG	13%
Serial ATA	7%
10G Ethernet	9%
10/100/1G Ethernet	14%
Wireless USB	5%
PCI/PCI-X	7%
CE-ATA	1%
None	21%
<b>What is the size in gates of your current/last design? (Pick one)</b>	
Not Applicable	37%
<1M	8%
1 - 3M	8%
3 - 5M	6%
5 - 10M	11%
10M - 50M	16%
>50M	14%
<b>How many clock domains do your designs average?</b>	
1	5%
2	6%
2 - 5	28%
5 - 10	14%
10 - 20	10%
>20	7%
Not Applicable	30%
<b>What is your number one design constraint?</b>	
Low power	36%
Size/density	14%
Performance/throughput	50%
	100%
<b>What are the two main reasons for your attendance at DVCon?</b>	
Learn new techniques to improve your design process	18%
Learn new methodologies to improve your verification process	28%
Learn about new developments in design tools	18%
Meet and network with other engineers in the industry	20%
Learn about industry in general	16%
<b>Which category most closely describes your job description? (Pick one)</b>	
Senior Management	16%
Engineering Management	17%
Design Engineer	15%
System Architecture	4%
Application Engineer	4%
Marketing	5%
Technical Marketing	5%
Product Marketing	2%
Sales	4%
Research/Academic	4%
CAD	3%
Verification Engineer	21%

DVCon provides an email list of attendees to exhibitors. If you DO NOT want to receive this correspondence check unsubscribe below.

Unsubscribe