Paper 1.3 - Towards a Practical Design Methodology with SystemVerilog Interfaces and Modports
Jonathan Bromley - Doulos Ltd. Paper 6.2 - FEV's Greatest Bloopers: False Positives in Formal Equivalence
Erik Seligman, Joonyoung Kim - Intel Corp.